Free AKTU notes, question banks, previous year papers & syllabus — new material added regularly. Browse free resources
Cover of AKTU Low Power VLSI Design (BVL052) Syllabus PDF – B.Tech 3rd Year
FREE

AKTU Low Power VLSI Design (BVL052) Syllabus PDF – B.Tech 3rd Year

Low Power VLSI Design BVL052

All syllabus, notes, question bank & PYQ for this subject

  • English
  • Semester 5
  • 0 downloads
  • 0 views
Official AKTU syllabus of Low Power VLSI Design (BVL052) for B.Tech 3rd Year – 3 credits, L-T-P 3-0-0. Read the unit-wise course content, course outcomes, evaluation pattern and recommended books online, or download the PDF.

Syllabus — Low Power VLSI Design

Download PDF

BVL052 · 3 credits · L-T-P 3-0-0

UnitTopicsLectures
IPOWER DISSIPATION IN CMOS: Sources of power dissipation – Physics of power dissipation in MOSFET devices: The MIS structure, long channel MOSFET, Submicron MOSFET, gate induced drain leakage– Power dissipation in CMOS: short circuit dissipation, dynamic dissipation, load capacitance– Low power VLSI design: Limits – principles of low power design.8
IIDESIGN OF LOW POWER CIRCUITS: Transistor and Gate Sizing: Sizing an Inverter Chain, Transistor and Gate Sizing for Dynamic Power Reduction, Transistor Sizing for Leakage Power Reduction - Network Restructuring and Reorganization: Transistor Network Restructuring, Transistor Network Partitioning and Reorganization - Special Latches and Flip-flops: Self-gating Flip-flop, Varieties of Boolean Functions, Adjustable Device Threshold Voltage.8
IIISYNTHESIS FOR LOW POWER: Behavioral Level Transforms, Logic Level Optimization for Low power, Circuit Level Optimization8
IVLOW POWER STATIC RAM ARCHITECTURES: Organization of a static RAM, MOS Static RAM Memory cell, Banked organization of SRAMs, Reducing voltage swings on bit lines, Reducing power in write driver circuits, Reducing power in sense amplifier circuits, method for achieving low core voltages from a single supply.8
VDESIGN AND TEST OF LOW VOLTAGE CMOS CIRCUITS: Circuit Design style, Leakage current in deep submicrometer transistors, Deep submicrometer device design issues, Low voltage circuit design techniques, Designing deep submicrometer ICs with elevated intrinsic leakage, multiple supply voltages.8

Text Books

  1. K. Roy and S. C. Prasad, Low Power CMOS VLSI Circuit Design, John Wiley and Sons, 3 rd Edition, 2009.
  2. Jan Rabaey, Low Power Design Essentials, Springer Publications, 1 st Edition, 2009.

Reference Books

  1. Chandrakasan and R. Brodersen, Low-Power CMOS Design, IEEE Press, 1 st Edition, 1995.
  2. Chandrakasan, Bowhill, and Fox, Design of High-Performance Microprocessors, IEEE Press, 1st Edition, 2000.

Course Outcomes

  1. Able to understand basics of Power Dissipation.
  2. Able to learn low power circuit design
  3. Able to learn circuit level optimization.
  4. Able to acquire knowledge on SRAM.
  5. Able to design low power circuit at submicron level.

Ratings & Reviews

No reviews yet — share your experience with this item.

Write a review

CAPTCHA — solve the equation shown

Reviews are checked by our team before appearing publicly.